Sold Out
Book Categories |
List of Figures | ||
List of Tables | ||
Preface | ||
Acknowledgments | ||
1 | Introduction | 1 |
2 | Power Estimation | 9 |
3 | A Power Estimation Method for Combinational Circuits | 23 |
4 | Power Estimation for Sequential Circuits | 35 |
5 | Optimization Techniques for Low Power Circuits | 81 |
6 | Retiming for Low Power | 97 |
7 | Precomputation | 111 |
8 | High-Level Power Estimation and Optimization | 151 |
9 | Conclusion | 173 |
Login|Complaints|Blog|Games|Digital Media|Souls|Obituary|Contact Us|FAQ
CAN'T FIND WHAT YOU'RE LOOKING FOR? CLICK HERE!!! X
You must be logged in to add to WishlistX
This item is in your Wish ListX
This item is in your CollectionComputer-Aided Design Techniques for Low Power Sequential Logic Circuits
X
This Item is in Your InventoryComputer-Aided Design Techniques for Low Power Sequential Logic Circuits
X
You must be logged in to review the productsX
X
X
Add Computer-Aided Design Techniques for Low Power Sequential Logic Circuits, Rapid increases in chip complexity, increasingly faster clocks, and the proliferation of portable devices have combined to make power dissipation an important design parameter. The power consumption of a digital system determines its heat dissipation as w, Computer-Aided Design Techniques for Low Power Sequential Logic Circuits to the inventory that you are selling on WonderClubX
X
Add Computer-Aided Design Techniques for Low Power Sequential Logic Circuits, Rapid increases in chip complexity, increasingly faster clocks, and the proliferation of portable devices have combined to make power dissipation an important design parameter. The power consumption of a digital system determines its heat dissipation as w, Computer-Aided Design Techniques for Low Power Sequential Logic Circuits to your collection on WonderClub |