Sold Out
Book Categories |
Software instrumentation and hardware profiling for Itanium Linux | ||
Dynamic compilation and adaptive optimization in virtual machines | ||
Evolving the next generation of compilers | ||
Is performance research done? | ||
Ispike : a post-link optimizer for the Intel Itanium architecture | 15 | |
Physical experimentation with prefetching helper threads on Intel's hyper-threaded processors | ||
Compiler optimization of memory-resident value communication between speculative threads | 39 | |
VHC : quickly building an optimizer for complex embedded architectures | 53 | |
SYZYGY - a framework for scalable cross-module IPO | 65 | |
LLVM : a compilation framework for lifelong program analysis & transformation | 75 | |
Exploring code cache eviction granularities in dynamic optimization systems | 89 | |
Improving 64-bit Java IPF performance by compressing heap references | 100 | |
A dynamically tuned sorting library | 111 | |
Software-controlled operand-gating | 125 | |
Specialized dynamic optimizations for high-performance energy-efficient microarchitecture | 137 | |
Probabilistic predicate-aware modulo scheduling | 151 | |
Single-dimension software pipelining for multi-dimensional loops | 163 | |
Code generation for single-dimension software pipelining of multi-dimensional loops | 175 | |
Exploring the performance potential of Itanium processors with ILP-based scheduling | 189 | |
FLASH : foresighted latency-aware scheduling heuristic for processors with customized datapaths | 201 | |
Using dynamic binary translation to fuse dependent instructions | 213 | |
The accuracy of initial prediction in two-phase dynamic binary translators | 227 | |
Targeted path profiling : lower overhead path profiling for staged dynamic optimization systems | 239 | |
Extending path profiling across loop backedges and procedure boundaries | 251 | |
Optimizing translation out of SSA using renaming constraints | 265 | |
A compiler scheme for reusing intermediate computation results | 279 | |
Custom data layout for memory parallelism | 291 | |
Static identification of delinquent loads | 303 | |
Exposing memory access regularities using object-relative memory profiling | 315 |
Login|Complaints|Blog|Games|Digital Media|Souls|Obituary|Contact Us|FAQ
CAN'T FIND WHAT YOU'RE LOOKING FOR? CLICK HERE!!! X
You must be logged in to add to WishlistX
This item is in your Wish ListX
This item is in your CollectionInternational Symposium on Code Generation and Optimization (CGO 2004)
X
This Item is in Your InventoryInternational Symposium on Code Generation and Optimization (CGO 2004)
X
You must be logged in to review the productsX
X
X
Add International Symposium on Code Generation and Optimization (CGO 2004), , International Symposium on Code Generation and Optimization (CGO 2004) to the inventory that you are selling on WonderClubX
X
Add International Symposium on Code Generation and Optimization (CGO 2004), , International Symposium on Code Generation and Optimization (CGO 2004) to your collection on WonderClub |